

## (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
26 February 2004 (26.02.2004)

PCT

(10) International Publication Number  
**WO 2004/017197 A2**

(51) International Patent Classification<sup>7</sup>: **G06F 9/38, 9/45**

(21) International Application Number:  
PCT/IB2003/003284

(22) International Filing Date: 18 July 2003 (18.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
02078393.2 16 August 2002 (16.08.2002) EP

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];  
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **LEIJTEN, Jeroen, A., J.** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: **DUIJVESTIJN, Adrianus, J.**; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO

[Continued on next page]

(54) Title: **PROCESSING APPARATUS, PROCESSING METHOD AND COMPILER**



(57) **Abstract:** Computer architectures consist of a fixed data path, which is controlled by a set of control words. Each control word controls part of the data path. Each set of instructions generates a new set of control words. In case of a VLIW processor, multiple instructions are packaged into one so-called VLIW instruction. A VLIW processor uses multiple, independent functional units to execute these multiple instructions in parallel. Application specific domain tuning of a VLIW processor requires that instructions having varying requirements with respect to the number of instruction bits they require can be encoded in a single VLIW instruction, such that an efficient encoding and encoding of instructions is maintained. The present invention describes a processing apparatus as well as a processing method for processing data, allowing the use of such an asymmetric instruction set. The processing apparatus comprises at least a first (UC<sub>0</sub>) and a second issue slot (UC<sub>3</sub>), wherein each issue slot comprises a plurality of functional units (FU<sub>01</sub> - FU<sub>02</sub>, FU<sub>30</sub> - FU<sub>32</sub>). The first issue slot (UC<sub>0</sub>) is being controlled by a first control word (411) being generated from a first instruction (InstrA) and the second issue slot is being controlled by a second control word (417) being generated from the second instruction (InstrD), the width of the first control word (411) being different from the width of the second control word (417). By varying the width of a corresponding control word, instructions requiring a different number of bits can be efficiently encoded in a VLIW instruction while allowing an efficient instruction decoding as well.

Processing apparatus, processing method and compiler

## TECHNICAL FIELD

The invention relates to a processing apparatus, comprising:

- an input means for inputting data;
- a register file for storing said input data;
- 5 - at least a first and a second issue slot, wherein each issue slot comprises a plurality of functional units;

and wherein the processing apparatus is conceived for processing data retrieved from the register file based on control signals generated from a set of instructions being executed in parallel, the set of instructions comprising at least a first and a second instruction, the first  
10 issue slot being controlled by a first control word corresponding to the first instruction and the second issue slot being controlled by a second control word corresponding to the second instruction.

The invention further relates to a processing method for processing data, said method comprising the following steps:

- 15 - storing input data in a register file;
  - processing data retrieved from the register file based on control signals generated from a set of instructions being executed in parallel, the set of instructions comprising at least a first and a second instruction, a first issue slot being controlled by a first control word corresponding to the first instruction and a second issue slot being controlled by  
20 a second control word corresponding to the second instruction,
- and wherein the first and the second issue slot comprise a plurality of functional units.

The invention further relates to a compiler program product for generating a sequence of sets of instructions, a set of instructions being arranged for parallel execution, the set of instructions comprising at least a first and a second instruction.

- 25 The invention further relates to an information carrier comprising a sequence of sets of instructions, a set of instructions being arranged for parallel execution, the set of instructions comprising at least a first and a second instruction.

The invention still further relates to a computer program comprising computer program code means for instructing a computer system to perform the steps of said method.

## BACKGROUND ART

Computer architectures consist of a fixed data path, which is controlled by a set of control words. Each control word controls parts of the data path and these parts may  
5 comprise register addresses and operation codes for arithmetic logic units (ALUs) or other functional units. Each set of instructions generates a new set of control words, usually by means of an instruction decoder which translates the binary format of the instruction into the corresponding control word, or by means of a micro store, i.e. a memory which contains the control words directly. Typically, a control word represents a RISC like operation,  
10 comprising an operation code, two operand register indices and a result register index. The operand register indices and the result register index refer to registers in a register file.

In case of a Very Large Instruction Word (VLIW) processor, multiple instructions are packaged into one long instruction, a so-called VLIW instruction. A VLIW processor uses multiple, independent functional units to execute these multiple instructions in  
15 parallel. The processor allows exploiting instruction-level parallelism in programs and thus executing more than one instruction at a time. In order for a software program to run on a VLIW processor, it must be translated into a set of VLIW instructions. The compiler attempts to minimize the time needed to execute the program by optimizing parallelism. The compiler combines instructions into a VLIW instruction under the constraint that the instructions  
20 assigned to a single VLIW instruction can be executed in parallel and under data dependency constraints. Encoding of instructions can be done in two different ways, for a data stationary VLIW processor or for a time stationary VLIW processor, respectively. In case of a data stationary VLIW processor all information related to a given pipeline of operations to be performed on a given data item is encoded in a single VLIW instruction. For time stationary  
25 VLIW processors, the information related to a pipeline of operations to be performed on a given data item is spread over multiple instructions in different VLIW instructions, thereby exposing said pipeline of the processor in the program.

In practical applications, the functional units will be active all together only rarely. Therefore, in some VLIW processors, fewer instructions are provided in each VLIW  
30 instruction than would be needed for all the functional units together. Each instruction is directed to a selected functional unit that has to be active, for example by using multiplexers. In this way it is possible to save on instruction memory size while hardly compromising performance. In this architecture, instructions are directed to different functional units in different clock cycles. The corresponding control words are issued to a respective issue slot

of the VLIW issue register. Each issue slot is associated with a group of functional units. A particular control word is directed to a specific one among the functional units of the group that is associated with the particular issue slot.

The encoding of parallel instructions in a VLIW instruction leads to a severe  
5 increase of the code size. Large code size leads to an increase in program memory cost both in terms of required memory size and in terms of required memory bandwidth. In modern VLIW processors different measures are taken to reduce the code size. One important example is the compact representation of no operation (NOP) operations in a data stationary VLIW processor, for example the NOP operations can be encoded by single bits in a special  
10 header attached to the front of the VLIW instruction, resulting in a compressed VLIW instruction. Instruction bits may still be wasted in each instruction of a VLIW instruction, because some instructions can be encoded in a more compact way than others can. Differences in encoding efficiency of instructions arise, for instance, because some corresponding operations require more operands or produce more results than other  
15 operations, or when certain operations require very large immediate operands as opposed to others requiring no or small immediate operands. These differences especially arise when application domain specific tuning of a VLIW processor is desired to increase its efficiency.

Powerful custom operations can be obtained by allowing operations in the instruction set that can consume more than two operands and/or that can produce more than  
20 one result. In tuned, yet flexible processors these complex operations usually coexist with basic operations that normally consume just two operands and produce just one result. An efficient instruction encoding has to be found, such that a compact code size is obtained, without causing a large negative impact on performance, power and area because of possibly more complicated decoding hardware. EP 1.113.356 describes a VLIW processor with a  
25 fixed control word width and every instruction is encoded using the same number of bits. The processor comprises a plurality of execution units and a register file. Decoded instructions are provided to the execution units and data are provided to/from the register file.

It is a disadvantage of the prior art processor that instructions that have varying requirements with respect to the number of instructions bits they require cannot be  
30 efficiently encoded in a single VLIW instruction.

DISCLOSURE OF INVENTION

An object of the invention is to provide a processing apparatus which allows the use of an instruction set comprising powerful, custom operations as well as basic operations, while maintaining an efficient encoding and decoding of instructions.

This object is achieved with a processing apparatus of the kind set forth,  
5 characterized in that the width of the first control word is different from the width of the second control word. In the processing apparatus according to the invention, the width of the control word, i.e. the number of bits, is adapted to the complexity of the plurality of the functional units present in the corresponding issue slot. Those issue slots having relatively complex functional units, e.g. functional units requiring more than two operands and/or  
10 producing more than one result, are controlled by a relatively wide control words, while at the same time issue slots having relatively simple functional units are controlled by relatively small sized control words. In this way, on the one hand powerful custom operations are allowed as well as basic operations, while the total size of the VLIW instruction can have a relatively modest size. An efficient decoding is allowed by adapting the decoding process to  
15 the width of the control word, which increases the performance of the processing apparatus due to less complicated decoding hardware. Furthermore, a processing apparatus can be designed having both issue slots comprising relatively simple functional units as well as issue slots comprising more complicated functional units. Such architecture allows adapting the design of a processing apparatus to the specific needs of a given range of applications.

20 An embodiment of the processing apparatus according to the invention is characterized in that said processing apparatus is a VLIW processor and wherein said set of instructions is grouped in a VLIW instruction. A VLIW processor allows executing multiple instructions in parallel, increasing the overall speed of operation, while having relatively simple hardware.

25 An embodiment of the processing apparatus according to the invention is characterized in that the VLIW instruction is a compressed VLIW instruction, comprising dedicated bits for encoding of NOP operations. The use of dedicated bits for encoding of NOP operations strongly reduces the code size of VLIW instructions, reducing the required memory size and bandwidth.

30 An embodiment of the processing apparatus according to the invention further comprises a decompression means for decompressing the compressed VLIW instruction and the decompression means is conceived to derive information on the control word width using the dedicated bits. The dedicated bits can be used to indicate which control words associated

with a VLIW instruction comprise a non-NOP operation, allowing the apparatus to efficiently decompress the VLIW instruction.

An embodiment of the processing apparatus according to the invention is characterized in that the width of the first and the second control word is an integer multiple  
5 of a predetermined value. As a result, the decompression logic can be made less complex and the decompression process can be made faster.

According to the invention a processing method is characterized in that the width of the first control word is different from the width of the second control word. The method allows efficient encoding of instructions that have widely varying requirements with  
10 respect to the number of instruction bits they require, while maintaining an efficient decoding process.

Preferred embodiments of the invention are defined in the dependent claims. A compiler program product for generating a sequence of sets of instructions suitable for execution by a processing apparatus according to the invention for processing data is defined  
15 in Claim 12. It is noted that a compiler for a TriMedia processor is known, and this compiler generates a sequence of sets of instructions, wherein a set of instructions may comprise two instructions having a different width. However, the control words corresponding to these instructions have an equal width. A computer program for implementing the method according to the invention for processing data is defined in Claim 13. An information carrier  
20 comprising a sequence of sets of instructions executed by a processing apparatus according to the invention for processing data is defined in Claim 14.

## BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram of a VLIW processor according to the invention.

25 Fig. 2 is a schematic diagram of issue slot UC<sub>0</sub>, comprising a set of relatively simple functional units.

Fig. 3 is a schematic diagram of issue slot UC<sub>3</sub>, comprising a set of more complex functional units.

Fig. 4 shows a compressed VLIW instruction and a corresponding  
30 uncompressed VLIW instruction.

## DESCRIPTION OF PREFERRED EMBODIMENTS

Referring to Fig. 1, a schematic block diagram illustrates a VLIW processor comprising a plurality of issue slots, including issue slot UC<sub>0</sub>, UC<sub>1</sub>, UC<sub>2</sub>, UC<sub>3</sub> and UC<sub>4</sub>, and a

register file, including register file segments  $RF_0$  and  $RF_1$ . The processor has a controller SQ and a connection network CN for coupling the register file segments  $RF_0$  and  $RF_1$ , and the issue slots  $UC_0$ ,  $UC_1$ ,  $UC_2$ ,  $UC_3$  and  $UC_4$ . The register file segments  $RF_0$  and  $RF_1$  are coupled to a bus, not shown in Fig. 1, and via this bus the register file segments receive input data.

- 5 Issue slots  $UC_0$ ,  $UC_1$ ,  $UC_2$  and  $UC_4$  represent issue slots with just a small number of relatively simple functional units, requiring only two operands and producing only one result. Issue slot  $UC_3$  contains a larger number of more complex functional units, which may require more than two operands and/or may produce more than one result. It may also support a larger operation set and larger immediate values, or may have access to a larger register  
10 address space. As a consequence, more bits are required to encode an instruction for this issue slot, requiring a larger corresponding control word. Connection network CN allows passing of input data and result data between the register file segments  $RF_0$  and  $RF_1$ , and the issue slots  $UC_0$ ,  $UC_1$ ,  $UC_2$ ,  $UC_3$  and  $UC_4$ .

- In some embodiments, the register file segments  $RF_0$  and  $RF_1$  are distributed  
15 register files, i.e. several register files, each for a limited set of issue slots, are used instead of one central register file for all issue slots  $UC_0 - UC_4$ . An advantage of a distributed register file is that it requires less read and write ports per register file segment, resulting in a smaller register file area, decrease in power consumption and increase in speed of operation. Furthermore, it improves the scalability of the processor when compared to a central register  
20 file.

- In some embodiments, the connection network CN is a partially connected network, i.e. not each issue slot  $UC_0 - UC_4$  is coupled to each register file  $RF_0$  and  $RF_1$ . The use of a partially connected communication network reduces the code size as well as the power consumption, and also allows increasing the performance of the processor.  
25 Furthermore, it improves the scalability of the processor when compared to a fully connected communication network.

- Referring to Fig. 2, a schematic block diagram illustrates an embodiment of issue slot  $UC_0$ . Referring to Fig. 3, a schematic block diagram shows an embodiment of issue slot  $UC_3$ . Referring now to both Fig. 2 and Fig. 3, each issue slot comprises a decoder DEC, a  
30 time shape controller TSC, and input routing network IRN, an output routing network ORN, and a plurality of functional units  $FU_{01}$  and  $FU_{02}$  for issue slot  $UC_0$  and  $FU_{30}$ ,  $FU_{31}$  and  $FU_{32}$  for issue slot  $UC_3$ , respectively. The decoder DEC decodes the control word CW applied to the issue slot in each clock cycle. Results of the decoding step are operand register indices ORI, which refer to the registers in the register file segments  $RF_0$  and  $RF_1$  where the operand

data for the operation to be executed are stored. Further results of the decoding step are result file indices RFI and result register indices RRI, which refer to the registers in the register file segments  $RF_0$  and  $RF_1$  where the result data have to be stored. The decoder DEC passes the indices ORI, RFI and RRI to the time shape controller TSC, via couplings I. The time shape controller TSC delays the indices ORI, RFI and RRI by the proper amount, according to the input/output behavior of the functional unit on which the operation is executed, and passes the indices to the connection network CN, shown in Fig. 1. If the VLIW instruction comprises instructions for the issue slots  $UC_0$  and  $UC_3$ , the decoder DEC also selects one of the functional units  $FU_{01}$  or  $FU_{02}$  for issue slot  $UC_0$  and one of the functional units  $FU_{30}$ ,  $FU_{31}$  or  $FU_{32}$  for issue slot  $UC_3$ , via a coupling SEL, to perform an operation. Furthermore, the decoder DEC passes information on the type of operation that has to be performed by that functional unit, using a coupling OPT. The input routing network IRN passes the operand data OPD to functional units  $FU_{01}$  and  $FU_{02}$  of issue slot  $UC_0$  and to functional units  $FU_{30}$ ,  $FU_{31}$  and  $FU_{32}$  of issue slot  $UC_3$ , via couplings ID. The functional units  $FU_{01}$ ,  $FU_{02}$  of issue slot  $UC_0$  and  $FU_{30}$ ,  $FU_{31}$  and  $FU_{32}$  of issue slot  $UC_3$  pass their result data to the output routing network ORN via couplings OD, and subsequently the output routing network ORN passes the result data RD to the communication network CN, shown in Fig. 1.

Referring to Fig. 2, the functional units  $FU_{01}$  and  $FU_{02}$  require two operands and produce one result data, as can be seen from their corresponding number of couplings ID and OD, respectively. The functional units  $FU_{01}$  and  $FU_{02}$  do not require any large immediate values as operand data. Therefore, the instruction associated with issue slot  $UC_0$  as well as the corresponding control word can be kept relatively small, as they comprise only one operand code, two operand register indices ORI, and one result file index RFI or result register index RRI.

Referring to Fig. 3, the functional units  $FU_{30}$ ,  $FU_{31}$  and  $FU_{32}$  are more complex functional units. Functional units  $FU_{30}$  and  $FU_{31}$  require three operand data, and functional units  $FU_{31}$  and  $FU_{32}$  produce two output data. Furthermore, the functional units may use a large immediate value as an operand. The width of the instruction associated with issue slot  $UC_3$  has to be larger than the width of the instruction associated with issue slot  $UC_0$ , as the first may comprise an operand code, three operand register indices and two result register indices. Therefore, the width of the corresponding control word issued to issue slot  $UC_3$  has to be larger than the width of the control word issued to issue slot  $UC_0$ .

Referring to Fig. 4, examples of VLIW instructions are shown for the VLIW processor shown in Fig. 1. The uncompressed VLIW instruction 401 comprises five control



words 411 – 419 and onto each control word an instruction is mapped for a corresponding issue slot UC<sub>0</sub>, UC<sub>1</sub>, UC<sub>2</sub>, UC<sub>3</sub> and UC<sub>4</sub>, respectively. The control words 413, 415 and 419 comprise a NOP operation, associated with issue slots UC<sub>1</sub>, UC<sub>2</sub> and UC<sub>4</sub>, respectively. Control word 411 comprises an instruction InstrA and control word 417 comprises an instruction InstrD, corresponding to issue slot UC<sub>0</sub> and UC<sub>3</sub>, respectively. The width of the control words 411 – 419 differs, enabling the encoding of simpler instructions or a smaller set of instructions associated with a relatively simple issue slot, and encoding of more complex instructions or a larger set of instructions associated with more complex issue slots. For example, instruction InstrA has a relatively small width, since it corresponds to issue slot UC<sub>0</sub>, while instruction InstrD has a larger width as it is associated with issue slot UC<sub>3</sub>.

Different instruction formats may be used for different instructions mapped onto in the same control word 411 – 419. The instruction format may be varied, depending on the type of instruction that has to be executed, or on the use of an immediate value as an operand as opposed to retrieving one from the register file, for example. Two possible instruction formats for instruction InstrA are shown by instruction 403 and instruction 407 respectively. Instruction 403 comprises four fields 421 – 427, having an operation code OC1, a result register index D1 and two operand register indices S1 and S2, respectively. Alternatively, instruction 407 comprises three fields 429 – 433, having an operation code OC3, a result register index D4 and a large immediate operand value IV2, respectively. A possible instruction format for instruction InstrD is shown by instruction 405, having six fields 435 – 445, associated with an operation code OC2, two result register indices D2 and D3, two operand register indices S3 and S4 and an immediate operand value IV1, respectively. Different formats for different instructions encoded in the control word 417 are possible as well, not shown in Fig. 4. For example, in instruction 405 more bits could be spent on encoding more operations or large immediate values, and less on operand register indices.

The VLIW processor shown in Fig. 1 is capable of executing custom operations for a specific application domain as well as RISC like operations. The difference in complexity of issue slots UC<sub>0</sub>, UC<sub>1</sub>, UC<sub>2</sub>, UC<sub>3</sub> and UC<sub>4</sub> is reflected by the difference in instruction width between the instructions mapped onto control words 411 – 419 of VLIW instruction 401. The width of the control words associated with the instructions, and issued to issue slots UC<sub>0</sub> – UC<sub>4</sub>, respectively, is adapted to the width of the instruction for a specific issue slot. Furthermore, the width of the control words is fixed during design of the VLIW processor. For example, the width of instruction InstrA is smaller compared to the width of

instruction InstrD, resulting in a smaller width of the control word 411 issued to issue slot UC<sub>0</sub> compared to the width of the control word 417 issued to issue slot UC<sub>3</sub>.

The uncompressed VLIW instruction 401 can be compressed by encoding the NOP operations using a set of dedicated bits. An example of a compressed instruction, after  
5 compressing VLIW instruction 401 is shown by VLIW instruction 409, which comprises a field 447 having a set of dedicated bits, and control words 449 and 451 having instructions InstrA and InstrD, respectively. Single bits in the set of dedicated bits encode the NOP operations mapped onto the control words 413, 415 and 417 of VLIW instruction 401. A bit  
10 '0' refers to a NOP operation and the position of the bit in the field 447 points to the control word within VLIW instruction 401 that holds this NOP operation. The '0' bits at positions two, three and five within field 447 refer to the NOP operations present in VLIW instruction 401 in control words 413, 415 and 419, respectively. A bit '1' present in field 447 refers to an instruction having a non-NOP operation, and the position of the bit in the field 447 points to the control word within VLIW instruction 401 onto which this instruction is mapped. The '1'  
15 bit at positions one and four within field 447 refer to the instructions InstrA and InstrD in control words 411 and 417, respectively. In other embodiments, different ways of compressing VLIW instructions may be applied, as known by the person skilled in the art.

In an advantageous embodiment, the VLIW instruction is a compressed VLIW instruction. The compressed VLIW instruction is decompressed by decompression logic  
20 present in controller SQ. The width of each control word is laid down in the hardware of the decompression logic. The decoding of compressed VLIW instructions by sequencer SQ is performed as follows. Compressed VLIW instructions are decompressed by adding control words comprising NOP operations to the VLIW instruction 409, using the '0' bits and their position in field 447, as well as the information present in the decompression logic on the  
25 width of each control word issued to issue slots UC<sub>0</sub> – UC<sub>4</sub>, respectively. The decoding of the control words takes place inside the corresponding issue slot UC<sub>0</sub> – UC<sub>4</sub>, by the decoder DEC present in that issue slot. For each issue slot, the different instruction formats as well as the width of the corresponding control word, are laid down in the hardware of the decoder DEC associated with that issue slot. As the width of the control word associated with different  
30 issue slots may differ, the design of the corresponding decoder DEC may differ as well in order to optimize its performance. An efficient instruction encoding is obtained, since no additional bits in the VLIW instruction 409 are required to indicate the width of the control words. As a result, a compact code size is obtained. Furthermore, the VLIW processor has a fast way of determining at runtime which and how many bits of a compressed VLIW

instruction 409 belong to each instruction mapped on the control words 449 – 451, because the dedicated bits in field 447 indicate which control words in a VLIW instruction 401 comprise instructions having non-NOP operations and because the width of each control word is known by the decompression logic. The decoding performed inside the issue slots  
5 UC<sub>0</sub> – UC<sub>4</sub> can be done efficiently as well, as the width of the corresponding control word and the corresponding different instruction formats are known by the decoder DEC associated with a specific issue slot. As a result, a fast and efficient decoding of instructions is allowed.

Preferably, the width of all control words corresponding to issue slots UC<sub>1</sub> –  
10 UC<sub>4</sub> are an integer multiple of a predetermined value, for example having one byte as predetermined value. As a result, the complexity of the decompression logic is reduced, since shifting of bits can now take place in steps of a slice equal to that predetermined value, thereby limiting the maximum number of bits it has to shift in one step. A further advantage of using a predetermined value equal to one byte is related to VLIW instructions being  
15 ideally stored in byte-aligned fashion in a program memory. Choosing a predetermined value equal to one byte, as well as choosing the width of the field 447 comprising the set of dedicated bits in compressed VLIW instruction 409 equal to an integer multiple of one byte, automatically results in byte-alignment of the compressed VLIW instructions.

A superscalar processor also comprises multiple issue slots that can perform  
20 multiple operations in parallel, as in case of a VLIW processor. However, the processor hardware itself determines at runtime which operation dependencies exist and decides which operations to execute in parallel based on these dependencies, while ensuring that no resource conflicts will occur. The principles of the embodiments for a VLIW processor, described in this section, also apply for a superscalar processor. In general, a VLIW processor may have  
25 more issue slots in comparison to a superscalar processor. The hardware of a VLIW processor is less complicated in comparison to a superscalar processor, which results in a better scalable architecture. The number of issue slots and the complexity of each issue slot, among other things, will determine the amount of benefit that can be reached using the present invention.

30 It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed

in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a

5 combination of these measures cannot be used to advantage.

## CLAIMS:

1. A processing apparatus, comprising:
  - an input means for inputting data;
  - a register file for storing said input data;
  - at least a first and a second issue slot, wherein each issue slot comprises a
- 5 plurality of functional units;  
and wherein the processing apparatus is conceived for processing data retrieved from the register file based on control signals generated from a set of instructions being executed in parallel, the set of instructions comprising at least a first and a second instruction, the first issue slot being controlled by a first control word corresponding to the first instruction and
- 10 the second issue slot being controlled by a second control word corresponding to the second instruction,  
characterized in that the width of the first control word is different from the width of the second control word.
- 15 2. An apparatus according to Claim 1, wherein said processing apparatus is a VLIW processor and wherein said set of instructions is grouped in a VLIW instruction.
3. An apparatus according to Claim 2, wherein the VLIW instruction is a compressed VLIW instruction, comprising dedicated bits for encoding of NOP operations.
- 20 4. An apparatus according to Claim 3, comprising a decompression means for decompressing the compressed VLIW instruction and wherein the decompression means is conceived to derive information on the control word width using the dedicated bits.
- 25 5. An apparatus according to Claim 1, which further comprises a connection network for coupling the register file and the issue slots.
6. An apparatus according to Claim 2, wherein the register file is a distributed register file.

7. An apparatus according to Claim 1, wherein the width of the first and the second control word is an integer multiple of a predetermined value.

5 8. A processing method for processing data, said method comprising the following steps:

- storing input data in a register file;
- processing data retrieved from the register file based on control signals generated from a set of instructions being executed in parallel, the set of instructions

10 comprising at least a first and a second instruction, a first issue slot being controlled by a first control word corresponding to the first instruction and a second issue slot being controlled by a second control word corresponding to the second instruction,  
and wherein the first and the second issue slot comprise a plurality of functional units, characterized in that the width of the first control word is different from the width of the  
15 second control word.

9. A method according to Claim 8, wherein said set of instructions is grouped in a VLIW instruction.

20 10. A method according to Claim 9, wherein the VLIW instruction is a compressed VLIW instruction, comprising dedicated bits for encoding of NOP operations.

11. A method according to Claim 10, further comprising the step of decompressing the compressed VLIW instruction by means of a decompression means, and  
25 wherein the decompression means derives information on the control word width using the dedicated bits.

12. A compiler program product for generating a sequence of sets of instructions, a set of instructions being arranged for parallel execution, the set of instructions comprising  
30 at least a first and a second instruction, characterized in that the generated sequence of sets of instructions is arranged for execution by a processing apparatus comprising at least a first and a second issue slot, the first issue slot controlled by a first control word corresponding to the first instruction and the second issue slot controlled by a second control word corresponding

to the second instruction, the width of the first control word being different from the width of the second control word.

13. A computer program comprising computer program code means for

5 instructing a computer system to perform the steps of the method according to Claim 8.

14. An information carrier comprising a sequence of sets of instructions, a set of instructions being arranged for parallel execution, the set of instructions comprising at least a first and a second instruction, characterized in the generated sequence of sets of instructions  
10 is arranged for execution by a processing apparatus comprising at least a first and a second issue slot, the first issue slot controlled by a first control word corresponding to the first instruction and the second issue slot controlled by a second control word corresponding to the second instruction, the width of the first control word being different from the width of the second control word.

1/4




Fig.1



2/4




Fig.2




Fig.3

4/4




Fig.4

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/IB 03/03284

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC 7 G06F9/38 G06F9/45 G06F9/30		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b> Minimum documentation searched (classification system followed by classification symbols) IPC 7 G06F		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 886 210 A (MATSUSHITA ELECTRIC IND CO LTD) 23 December 1998 (1998-12-23)	1,2,5,6, 8,9, 12-14
Y	page 4, line 27 - line 44	3,4,10, 11
Y	WO 98/27486 A (HEWLETT PACKARD CO) 25 June 1998 (1998-06-25) page 6, line 16 -page 8, line 21	3,4,10, 11
X	US 6 023 756 A (OKAMURA ATSUSHI) 8 February 2000 (2000-02-08) column 1, line 31 - line 51; figure 1	1,2,5,6, 8,9
<input type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
* Special categories of cited documents : *A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the International filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family		
Date of the actual completion of the international search 12 May 2004		Date of mailing of the international search report 01/06/2004
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patenlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer Moraiti, M

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/IB 03/03284

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0886210	A	23-12-1998	JP	11007387 A	12-01-1999
			CN	1208197 A	17-02-1999
			EP	0886210 A2	23-12-1998
			IL	124904 A	25-07-2002
			SG	91248 A1	17-09-2002
			TW	490636 B	11-06-2002
			US	6085306 A	04-07-2000
			US	2002129223 A1	12-09-2002
			US	2002144084 A1	03-10-2002
			US	6397319 B1	28-05-2002
WO 9827486	A	25-06-1998	US	5870576 A	09-02-1999
			WO	9827486 A1	25-06-1998
			US	5930508 A	27-07-1999
US 6023756	A	08-02-2000	JP	2806359 B2	30-09-1998
			JP	9292991 A	11-11-1997

Form PCT/ISA/210 (patent family annex) (January 2004)

BEST AVAILABLE COPY